Enhancement of CMOSFETs performance by utilizing SACVD-based shallow trench isolation for the 40-nm node and beyond

This paper reports an improved densification anneal process for sub-atmospheric chemical vapor deposition (SACVD)-based shallow trench isolation (STI) to enhance CMOSFETs performance for 40-nm node and beyond. The improved STI densification process is demonstrated to generate a lower compressive stress in the active area as compared to the Standard STI process used in 40 nm technology. For nMOS devices with the improved densification process, the reduction of STI compressive stress is beneficial to the electron mobility and leads to an enhancement of on-current ($I-{{\rm ON}}$ ). In addition, the $I-{{\rm ON}}$ enhancements would significantly increase with shrinking the device dimensions (gate width and source/drain length). On the other hand, the improved densification process would not degrade the pMOSFETs performance resulting from the very small piezoresistance coefficients for 100 channel direction. The superior junction leakage characteristics for the junction diodes with the improved anneal process can further verify the lower STI-induced compressive stress due to the less energy bandgap narrowing. Hence, the improved STI process can be adopted in 40-nm CMOS technology and beyond, where device structures have very small active areas.