Evaluation of interface property and DC characteristics enhancement in nanoscale n-channel metal-oxide-semiconductor field-effect transistor using stress memorization technique

Po Chin Huang, San Lein Wu, Shoou-Jinn Chang, Yao Tsung Huang, Cheng Wen Kuo, Ching Yao Chang, Yao Chin Cheng, Osbert Cheng

研究成果: Article

摘要

In this letter, the advanced 40 nm technology n-channel metal-oxide-semiconductor field-effect transistor devices using the stress memorization technique (SMT) are presented. We demonstrate that SMT process would not affect the electrical characteristics of devices and can introduce higher tensile stress on channels, which enhances drive current. Through charge pumping measurement, it can be verified that SMT does not affect Si/SiO a2 interface quality. Moreover, SMT-induced higher tensile stress decreases not only scattering coefficient but also tunneling attenuation length, resulting in smaller input-referred noise, which represents an intrinsic advantage of low-frequency noise performance.

原文English
文章編號090207
期刊Japanese Journal of Applied Physics
49
發行號9 PART 1
DOIs
出版狀態Published - 2010 九月 1

指紋

MOSFET devices
tensile stress
metal oxide semiconductors
field effect transistors
direct current
augmentation
evaluation
scattering coefficients
Tensile stress
pumping
attenuation
low frequencies
Scattering

All Science Journal Classification (ASJC) codes

  • Engineering(all)
  • Physics and Astronomy(all)

引用此文

Huang, Po Chin ; Wu, San Lein ; Chang, Shoou-Jinn ; Huang, Yao Tsung ; Kuo, Cheng Wen ; Chang, Ching Yao ; Cheng, Yao Chin ; Cheng, Osbert. / Evaluation of interface property and DC characteristics enhancement in nanoscale n-channel metal-oxide-semiconductor field-effect transistor using stress memorization technique. 於: Japanese Journal of Applied Physics. 2010 ; 卷 49, 編號 9 PART 1.
@article{706976eed0544625bfdf8b9f33c3aaab,
title = "Evaluation of interface property and DC characteristics enhancement in nanoscale n-channel metal-oxide-semiconductor field-effect transistor using stress memorization technique",
abstract = "In this letter, the advanced 40 nm technology n-channel metal-oxide-semiconductor field-effect transistor devices using the stress memorization technique (SMT) are presented. We demonstrate that SMT process would not affect the electrical characteristics of devices and can introduce higher tensile stress on channels, which enhances drive current. Through charge pumping measurement, it can be verified that SMT does not affect Si/SiO a2 interface quality. Moreover, SMT-induced higher tensile stress decreases not only scattering coefficient but also tunneling attenuation length, resulting in smaller input-referred noise, which represents an intrinsic advantage of low-frequency noise performance.",
author = "Huang, {Po Chin} and Wu, {San Lein} and Shoou-Jinn Chang and Huang, {Yao Tsung} and Kuo, {Cheng Wen} and Chang, {Ching Yao} and Cheng, {Yao Chin} and Osbert Cheng",
year = "2010",
month = "9",
day = "1",
doi = "10.1143/JJAP.49.090207",
language = "English",
volume = "49",
journal = "Japanese Journal of Applied Physics",
issn = "0021-4922",
number = "9 PART 1",

}

Evaluation of interface property and DC characteristics enhancement in nanoscale n-channel metal-oxide-semiconductor field-effect transistor using stress memorization technique. / Huang, Po Chin; Wu, San Lein; Chang, Shoou-Jinn; Huang, Yao Tsung; Kuo, Cheng Wen; Chang, Ching Yao; Cheng, Yao Chin; Cheng, Osbert.

於: Japanese Journal of Applied Physics, 卷 49, 編號 9 PART 1, 090207, 01.09.2010.

研究成果: Article

TY - JOUR

T1 - Evaluation of interface property and DC characteristics enhancement in nanoscale n-channel metal-oxide-semiconductor field-effect transistor using stress memorization technique

AU - Huang, Po Chin

AU - Wu, San Lein

AU - Chang, Shoou-Jinn

AU - Huang, Yao Tsung

AU - Kuo, Cheng Wen

AU - Chang, Ching Yao

AU - Cheng, Yao Chin

AU - Cheng, Osbert

PY - 2010/9/1

Y1 - 2010/9/1

N2 - In this letter, the advanced 40 nm technology n-channel metal-oxide-semiconductor field-effect transistor devices using the stress memorization technique (SMT) are presented. We demonstrate that SMT process would not affect the electrical characteristics of devices and can introduce higher tensile stress on channels, which enhances drive current. Through charge pumping measurement, it can be verified that SMT does not affect Si/SiO a2 interface quality. Moreover, SMT-induced higher tensile stress decreases not only scattering coefficient but also tunneling attenuation length, resulting in smaller input-referred noise, which represents an intrinsic advantage of low-frequency noise performance.

AB - In this letter, the advanced 40 nm technology n-channel metal-oxide-semiconductor field-effect transistor devices using the stress memorization technique (SMT) are presented. We demonstrate that SMT process would not affect the electrical characteristics of devices and can introduce higher tensile stress on channels, which enhances drive current. Through charge pumping measurement, it can be verified that SMT does not affect Si/SiO a2 interface quality. Moreover, SMT-induced higher tensile stress decreases not only scattering coefficient but also tunneling attenuation length, resulting in smaller input-referred noise, which represents an intrinsic advantage of low-frequency noise performance.

UR - http://www.scopus.com/inward/record.url?scp=78049403590&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78049403590&partnerID=8YFLogxK

U2 - 10.1143/JJAP.49.090207

DO - 10.1143/JJAP.49.090207

M3 - Article

AN - SCOPUS:78049403590

VL - 49

JO - Japanese Journal of Applied Physics

JF - Japanese Journal of Applied Physics

SN - 0021-4922

IS - 9 PART 1

M1 - 090207

ER -