Feasibility study of logic circuits with a spin wave bus

Alexander Khitun, Dmitri E. Nikonov, Mingqiang Bao, Kosmas Galatsis, Kang L. Wang

研究成果: Article同行評審

58 引文 斯高帕斯(Scopus)

摘要

We present a feasibility study of logic circuits utilizing spin waves for information transmission and processing. As an alternative approach to the transistor-based architecture, logic circuits with a spin wave bus do not use charge as an information carrier. In this work we describe the general concept of logic circuits with a spin wave bus and illustrate its performance by numerical simulations based on available experimental data. Theoretical estimates and results of numerical simulations on signal attenuation, signal phase velocity, and the minimum spin wave energy required per bit in the spin bus are obtained. The transport parameters are compared with ones for conventional electronic transmission lines. The spin wave bus is not intended to substitute traditional metal interconnects since it has higher signal attenuation and lower signal propagation speed. The potential value of a spin wave bus is, however, an interface between electronic circuits and integrated spintronics circuits. The logic circuits with a spin wave bus allow us to provide wireless read-in and read-out.

原文English
文章編號465202
期刊Nanotechnology
18
發行號46
DOIs
出版狀態Published - 2007 11月 21

All Science Journal Classification (ASJC) codes

  • 生物工程
  • 一般化學
  • 一般材料科學
  • 材料力學
  • 機械工業
  • 電氣與電子工程

指紋

深入研究「Feasibility study of logic circuits with a spin wave bus」主題。共同形成了獨特的指紋。

引用此