Flatband voltage tuning and EOT reduction for SiO2/HfO 2/TiN gate stacks via lanthanum oxide capping layers using two different lanthanum precursors

C. K. Chiang, H. Y. Huang, C. H. Wu, J. F. Lin, C. C. Liu, C. L. Yani, J. Y. Wu, S. J. Wang

研究成果: Conference contribution

1 引文 斯高帕斯(Scopus)

摘要

High-k dielectrics are crucial in scaled CMOS technology because their large physical thickness can suppress gate tunneling leakage current at a scaled equivalent oxide thickness (EOT). For the past decade, hafnium-based gate dielectrics (HfO2 or Hf-based oxides) have been introduced to mass-production by commercial chip-makers. In the meantime, metal gates were also explored to improve the poly-Si depletion effect polysilicon gate electrodes in high performance logic devices at 45 nm node technology and beyond. However, the development of metal gates with Fermi level near the Si band edges has been difficult on Hf-based gate dielectrics, which can be attributed to several possible factors including Fermi level pinning and interfacial dipole formation.[1,2] Recently, the use of thin cap layers that are inserted between the gate metal and dielectric has been shown to cause negative flatband voltage (Vfb) shift and stabilize low VTH simultaneously. A major challenge with cap layers is to achieve adequate effective work function shifts without large increases in EOT (ΔEOT). Atomic layer deposition (ALD) La2O3 cap layer is a promising candidate for n-channel devices due to its relatively high dielectric constant of ∼17 [3] and strong bond polarization. Essentially, ALD is one precursor dominated process [4], successful applications of ALD in advanced CMOS technology should depend on whether appropriate precursor can be utilized. In this work, effects of the La2O3 cap layer interposed in Si/SiO2/HfO2/TiN high-k gate dielectric stacks prepared from two different ALD lanthanum precursors, La(fAMD)3 and La(thd)3, in tuning V fb and ΔEOT are investigated. The values of Δ Vfband ΔEOT as high as 0.45 V and 0.055 nm were achieved by a 1-nm-thick La2O3 cap layer.

原文English
主出版物標題68th Device Research Conference, DRC 2010
頁面59-60
頁數2
DOIs
出版狀態Published - 2010
事件68th Device Research Conference, DRC 2010 - Notre Dame, IN, United States
持續時間: 2010 六月 212010 六月 23

出版系列

名字Device Research Conference - Conference Digest, DRC
ISSN(列印)1548-3770

Other

Other68th Device Research Conference, DRC 2010
國家/地區United States
城市Notre Dame, IN
期間10-06-2110-06-23

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程

指紋

深入研究「Flatband voltage tuning and EOT reduction for SiO<sub>2</sub>/HfO <sub>2</sub>/TiN gate stacks via lanthanum oxide capping layers using two different lanthanum precursors」主題。共同形成了獨特的指紋。

引用此