FPGA-based hardware emulator for fast fault emulation

Jin Hua Hong, Shih Arn Hwang, Cheng Wen Wu

研究成果: Paper

3 引文 (Scopus)

摘要

An FPGA-based hardware emulation system is shown to boost the speed of fault simulation for sequential circuits. The circuit downloaded into the emulation system which emulates the faulty circuit's behavior is synthesized from the good circuit and the given fault list in a novel way. Fault injection is made easy by shifting the content of a fault injection chain, with which we get rid of the highly time-consuming bit-stream regeneration process. Experimental results for ISCAS-89 benchmark circuits show that the fault emulator is about twenty times faster than HOPE (a parallel fault simulator). A parallel fault emulation approach is also proposed, in which faults that are not activated or with short propagation distance are screened off before fault emulation, and non-stem faults are collapsed into their equivalent stem faults, further reducing the number of faults actually emulated.

原文English
頁面345-348
頁數4
出版狀態Published - 1996 十二月 1
事件Proceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3) - Ames, IA, USA
持續時間: 1996 八月 181996 八月 21

Other

OtherProceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3)
城市Ames, IA, USA
期間96-08-1896-08-21

指紋

Field programmable gate arrays (FPGA)
Hardware
Networks (circuits)
Sequential circuits
Simulators

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

引用此文

Hong, J. H., Hwang, S. A., & Wu, C. W. (1996). FPGA-based hardware emulator for fast fault emulation. 345-348. 論文發表於 Proceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3), Ames, IA, USA, .
Hong, Jin Hua ; Hwang, Shih Arn ; Wu, Cheng Wen. / FPGA-based hardware emulator for fast fault emulation. 論文發表於 Proceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3), Ames, IA, USA, .4 p.
@conference{87558d7a110a40168b1c38666eade577,
title = "FPGA-based hardware emulator for fast fault emulation",
abstract = "An FPGA-based hardware emulation system is shown to boost the speed of fault simulation for sequential circuits. The circuit downloaded into the emulation system which emulates the faulty circuit's behavior is synthesized from the good circuit and the given fault list in a novel way. Fault injection is made easy by shifting the content of a fault injection chain, with which we get rid of the highly time-consuming bit-stream regeneration process. Experimental results for ISCAS-89 benchmark circuits show that the fault emulator is about twenty times faster than HOPE (a parallel fault simulator). A parallel fault emulation approach is also proposed, in which faults that are not activated or with short propagation distance are screened off before fault emulation, and non-stem faults are collapsed into their equivalent stem faults, further reducing the number of faults actually emulated.",
author = "Hong, {Jin Hua} and Hwang, {Shih Arn} and Wu, {Cheng Wen}",
year = "1996",
month = "12",
day = "1",
language = "English",
pages = "345--348",
note = "Proceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3) ; Conference date: 18-08-1996 Through 21-08-1996",

}

Hong, JH, Hwang, SA & Wu, CW 1996, 'FPGA-based hardware emulator for fast fault emulation', 論文發表於 Proceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3), Ames, IA, USA, 96-08-18 - 96-08-21 頁 345-348.

FPGA-based hardware emulator for fast fault emulation. / Hong, Jin Hua; Hwang, Shih Arn; Wu, Cheng Wen.

1996. 345-348 論文發表於 Proceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3), Ames, IA, USA, .

研究成果: Paper

TY - CONF

T1 - FPGA-based hardware emulator for fast fault emulation

AU - Hong, Jin Hua

AU - Hwang, Shih Arn

AU - Wu, Cheng Wen

PY - 1996/12/1

Y1 - 1996/12/1

N2 - An FPGA-based hardware emulation system is shown to boost the speed of fault simulation for sequential circuits. The circuit downloaded into the emulation system which emulates the faulty circuit's behavior is synthesized from the good circuit and the given fault list in a novel way. Fault injection is made easy by shifting the content of a fault injection chain, with which we get rid of the highly time-consuming bit-stream regeneration process. Experimental results for ISCAS-89 benchmark circuits show that the fault emulator is about twenty times faster than HOPE (a parallel fault simulator). A parallel fault emulation approach is also proposed, in which faults that are not activated or with short propagation distance are screened off before fault emulation, and non-stem faults are collapsed into their equivalent stem faults, further reducing the number of faults actually emulated.

AB - An FPGA-based hardware emulation system is shown to boost the speed of fault simulation for sequential circuits. The circuit downloaded into the emulation system which emulates the faulty circuit's behavior is synthesized from the good circuit and the given fault list in a novel way. Fault injection is made easy by shifting the content of a fault injection chain, with which we get rid of the highly time-consuming bit-stream regeneration process. Experimental results for ISCAS-89 benchmark circuits show that the fault emulator is about twenty times faster than HOPE (a parallel fault simulator). A parallel fault emulation approach is also proposed, in which faults that are not activated or with short propagation distance are screened off before fault emulation, and non-stem faults are collapsed into their equivalent stem faults, further reducing the number of faults actually emulated.

UR - http://www.scopus.com/inward/record.url?scp=0030350966&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030350966&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0030350966

SP - 345

EP - 348

ER -

Hong JH, Hwang SA, Wu CW. FPGA-based hardware emulator for fast fault emulation. 1996. 論文發表於 Proceedings of the 1996 IEEE 39th Midwest Symposium on Circuits & Systems. Part 3 (of 3), Ames, IA, USA, .