Functional test pattern generation for CMOS operational amplifier

Soon-Jyh Chang, Chung Len Lee, Jwu E. Chen

研究成果: Paper同行評審

3 引文 斯高帕斯(Scopus)

摘要

In this paper, the optimum functional patterns for CMOS operational amplifier are proposed based on an analysis to find the maximum difference between the good circuit and the faulty circuit for a CMOS operational amplifier. The theoretical and simulation results show that the derived test patterns do give the maximum difference at the output even when the circuit has a `soft' fault. The results have also been applied to generate test patterns for a programmable gain/loss mixed signal circuit.

原文English
頁面267-272
頁數6
出版狀態Published - 1997 1月 1
事件Proceedings of the 1997 15th VLSI Test Symposium - Monterey, CA, USA
持續時間: 1997 4月 271997 5月 1

Other

OtherProceedings of the 1997 15th VLSI Test Symposium
城市Monterey, CA, USA
期間97-04-2797-05-01

All Science Journal Classification (ASJC) codes

  • 電腦科學應用
  • 電氣與電子工程

指紋

深入研究「Functional test pattern generation for CMOS operational amplifier」主題。共同形成了獨特的指紋。

引用此