Gate driver circuit with fast-falling structure for high-resolution applications

Chin Hsien Tseng, Fu Hsing Chen, Po Cheng Lai, Chih-Lung Lin

研究成果: Conference contribution

摘要

This work proposes a new gate driver circuit which utilizes hydrogenated amorphous silicon thin-film transistors (a-Si:H TFTs) for high-resolution panels. By using one TFT to separate the output node from the capacitor in the gate driver circuit, the driving TFT can remain high speed to pull down the output signal. Simulation results verify that the falling time reduces over 20% without enlarging the size of the driving TFT.

原文English
主出版物標題AM-FPD 2017 - 24th International Workshop on Active-Matrix Flatpanel Displays and Devices
主出版物子標題TFT Technologies and FPD Materials, Proceedings
發行者Institute of Electrical and Electronics Engineers Inc.
頁面140-142
頁數3
ISBN(電子)9784990875336
出版狀態Published - 2017 八月 8
事件24th International Workshop on Active-Matrix Flatpanel Displays and Devices, AM-FPD 2017 - Kyoto, Japan
持續時間: 2017 七月 42017 七月 7

Other

Other24th International Workshop on Active-Matrix Flatpanel Displays and Devices, AM-FPD 2017
國家Japan
城市Kyoto
期間17-07-0417-07-07

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Computational Theory and Mathematics

指紋 深入研究「Gate driver circuit with fast-falling structure for high-resolution applications」主題。共同形成了獨特的指紋。

引用此