Gray-based block-matching algorithm and its VLSI architecture

Yeu Horng Shiau, Pei-Yin Chen, Jer-Min Jou

研究成果: Article同行評審

摘要

In this paper, we propose an efficient gray-based block-matching algorithm (GBMA) and its VLSI architecture. Based on the gray system theory, the GBMA can determine the better motion vectors of image blocks quickly. The experimental results show that the proposed algorithm performs better than other search algorithms, such as TSS, CS, PHODS, FSS, and SES, in terms of four different measures: 1) average MSE per pixel, 2) average PSNR, 3) average prediction errors per pixel, and 4) average search points per frame. The VLSI architecture of the algorithm has been designed and implemented, and it can yield a search rate of 680 K blocks/sec with a clock rate of 66 MHz.

原文English
頁(從 - 到)54-63
頁數10
期刊IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
出版狀態Published - 1999

All Science Journal Classification (ASJC) codes

  • Engineering(all)

指紋 深入研究「Gray-based block-matching algorithm and its VLSI architecture」主題。共同形成了獨特的指紋。

引用此