High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policy

Shun Ming Syu, Yu Hui Shao, Ing Chao Lin

研究成果: Conference contribution

15 引文 斯高帕斯(Scopus)

摘要

In recent years, NVM (non-volatile memory) technologies, such as STT-RAM (spin transfer torque RAM) and PRAM (phase change RAM), have drawn a lot of attention due to their low leakage and high density. However, both NVMs suffer from high write latency and limited endurance problems. To overcome these problems, the SRAM/NVM hybrid cache architecture has been proposed, and the write pressure on NVM can be mitigated with appropriate write management policy. Moreover, many wear leveling techniques have been proposed to extend the lifetime of NVM in the hybrid cache. In this paper, we proposed a hybrid cache design that includes SRAM cache, STT-RAM cache, and STT-RAM/SRAM hybrid cache banks for CMP (chip multi-processors) architecture. We also propose a partition-level wear leveling scheme and access-aware policies to mitigate unbalanced wear-out of STT-RAM lines within a partition and among different cache partitions. Experimental results show that, our proposed scheme and policies can achieve an average of 89 times improvement in cache lifetime and are able to save 58% power consumption compared to SRAM cache.

原文English
主出版物標題GLSVLSI 2013 - Proceedings of the ACM International Conference of the Great Lakes Symposium on VLSI
頁面19-24
頁數6
DOIs
出版狀態Published - 2013
事件23rd ACM International Conference of the Great Lakes Symposium on VLSI, GLSVLSI 2013 - Paris, France
持續時間: 2013 5月 22013 5月 3

出版系列

名字Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Other

Other23rd ACM International Conference of the Great Lakes Symposium on VLSI, GLSVLSI 2013
國家/地區France
城市Paris
期間13-05-0213-05-03

All Science Journal Classification (ASJC) codes

  • 一般工程

指紋

深入研究「High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policy」主題。共同形成了獨特的指紋。

引用此