High performance OTFT with a hybrid nanocomposite insulator

Wen Hsi Lee, J. J. Wang, W. T. Chen, J. C. Ho, T. Hu

研究成果: Conference contribution

摘要

A strategy for high-performance OTFT gate insulators is a multi-layer structure. The composite insulator adjacent to pentacene minimized trapping at the interface and exhibits performance including on-off current ratio of about 105, threshold voltage of -10V and mobility of 0.15cm 2V-1s-1.

原文English
主出版物標題IDMC 2007 - International Display Manufacturing Conference and FPD Expo - Proceedings
頁面551-553
頁數3
出版狀態Published - 2007
事件International Display Manufacturing Conference and Exhibition, IDMC 2007 - Taipei, Taiwan
持續時間: 2007 七月 32007 七月 6

出版系列

名字IDMC 2007 - International Display Manufacturing Conference and FPD Expo - Proceedings

Other

OtherInternational Display Manufacturing Conference and Exhibition, IDMC 2007
國家/地區Taiwan
城市Taipei
期間07-07-0307-07-06

All Science Journal Classification (ASJC) codes

  • 電氣與電子工程
  • 工業與製造工程
  • 電子、光磁材料

指紋

深入研究「High performance OTFT with a hybrid nanocomposite insulator」主題。共同形成了獨特的指紋。

引用此