High-speed low-complexity architecture for reed-solomon decoders

Yung Kuei Lu, Ming Der Shieh

研究成果: Article同行評審

6 引文 斯高帕斯(Scopus)


This paper presents a high-speed, low-complexity VLSI architecture based on the modified Euclidean (ME) algorithm for Reed- Solomon decoders. The low-complexity feature of the proposed architecture is obtained by reformulating the error locator and error evaluator polynomials to remove redundant information in the ME algorithm proposed by Truong. This increases the hardware utilization of the processing elements used to solve the key equation and reduces hardware by 30.4%. The proposed architecture retains the high-speed feature of Truong's ME algorithm with a reduced latency, achieved by changing the initial settings of the design. Analytical results show that the proposed architecture has the smallest critical path delay, latency, and area-time complexity in comparison with similar studies. An example RS(255,239) decoder design, implemented using the TSMC 0.18 μm process, can reach a throughput rate of 3Gbps at an operating frequency of 375MHz and with a total gate count of 27,271.

頁(從 - 到)1824-1831
期刊IEICE Transactions on Information and Systems
出版狀態Published - 2010 七月

All Science Journal Classification (ASJC) codes

  • 軟體
  • 硬體和架構
  • 電腦視覺和模式識別
  • 電氣與電子工程
  • 人工智慧


深入研究「High-speed low-complexity architecture for reed-solomon decoders」主題。共同形成了獨特的指紋。