摘要
In this paper, high throughput hardware architectures for fast computation of the 2-D forward, inverse and Hadamard transforms suggested in H.264 advanced video coders (AVC) are presented. After complexity and efficiency analyses, we find that the proposed architectures could provide higher throughput rate and realize in a smaller chip area than the conventional row-column approaches. The proposed architectures are synthesized with TSMC 0.35 μm technology. The synthesized multiple transform architecture could process 800 M samples/sec at 100 MHz for all three transforms.
原文 | English |
---|---|
頁面 | 1141-1144 |
頁數 | 4 |
出版狀態 | Published - 2004 |
事件 | 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan 持續時間: 2004 12月 6 → 2004 12月 9 |
Other
Other | 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology |
---|---|
國家/地區 | Taiwan |
城市 | Tainan |
期間 | 04-12-06 → 04-12-09 |
All Science Journal Classification (ASJC) codes
- 電氣與電子工程