跳至主導覽 跳至搜尋 跳過主要內容

Impact of SiN on performance in novel complementary metal-oxide- semiconductor architecture using substrate strained-SiGe and mechanical strained-Si technology

  • Chung Hsiung Lin
  • , San Lein Wu
  • , Chung Yi Wu
  • , Ting Kuo Kang
  • , Kuang Chih Huang
  • , Shoou Jinn Chang

研究成果: Article同行評審

1   連結會在新分頁中開啟 引文 斯高帕斯(Scopus)

摘要

In this paper, we report the fabrication of a SiN-induced mechanically tensile-strained Si n-type metal-oxide-semiconductor field-effect transistor (nMOSFET) and a compressively strained SiGe p-type MOSFET to improve the drive current of both n-and pMOSFETs simultaneously, and we integrated both devices on the same wafer. Individual MOSFET performance can be adjusted independently to their optimum levels due to the separation process for two types of devices. It is found that n- and pMOSFETs in the novel complementary metal-oxide- semiconductor (CMOS) architecture had a better performance, not only a higher drain-to-source saturation current but also a higher transconductance with wide gate voltage swing, than the Si devices used as a control. Although a degraded performance was found in the pMOSFET with a SiN layer, this effect can be minimized by increasing the Ge content in the Si1-xGex conducting channel, thus demonstrating that the flow has a great flexibility for developing a next-generation high-performance CMOS devices.

原文English
頁(從 - 到)2882-2886
頁數5
期刊Japanese Journal of Applied Physics
46
發行號5 A
DOIs
出版狀態Published - 2007 5月 8

All Science Journal Classification (ASJC) codes

  • 一般工程
  • 一般物理與天文學

指紋

深入研究「Impact of SiN on performance in novel complementary metal-oxide- semiconductor architecture using substrate strained-SiGe and mechanical strained-Si technology」主題。共同形成了獨特的指紋。

引用此