TY - JOUR

T1 - Integration of current-reused VCO and frequency tripler for 24-GHz low-power phase-locked loop applications

AU - Tsai, Pei Kang

AU - Huang, Tzuen-Hsi

PY - 2012/4/1

Y1 - 2012/4/1

N2 - This brief presents the integration of an 8-GHz voltage-controlled oscillator (VCO) and a frequency tripler for 24-GHz local oscillator generation. By stacking the VCO and the tripler with a current-reused topology, the power consumption of this integration can be saved. The proposed circuit with a total chip area of 0.7 mm × 0.8 mm is implemented in a 0.18- μm CMOS process. As the tuning voltage increases from 0 to 2 V, the measured frequency tuning range (FTR) of the VCO is from 7.06 to 8.33 GHz. The final resulting output frequency from the tripler ranges from 21.18 to 24.98 GHz (16.5% FTR). The core circuit totally consumes 5 mA from a 1.8-V supply voltage. The measured phase noises at the VCO and frequency tripler outputs are -113.76 and - 105.1 dBc/Hz at 1-MHz offset frequency, respectively, when V
tune is 0 V. The best evaluated figure of merit with tuning is -187.2 dBc/Hz. This integration of a VCO and a frequency tripler exhibits a high potential for the use in low-power 24-GHz phase-locked loops.

AB - This brief presents the integration of an 8-GHz voltage-controlled oscillator (VCO) and a frequency tripler for 24-GHz local oscillator generation. By stacking the VCO and the tripler with a current-reused topology, the power consumption of this integration can be saved. The proposed circuit with a total chip area of 0.7 mm × 0.8 mm is implemented in a 0.18- μm CMOS process. As the tuning voltage increases from 0 to 2 V, the measured frequency tuning range (FTR) of the VCO is from 7.06 to 8.33 GHz. The final resulting output frequency from the tripler ranges from 21.18 to 24.98 GHz (16.5% FTR). The core circuit totally consumes 5 mA from a 1.8-V supply voltage. The measured phase noises at the VCO and frequency tripler outputs are -113.76 and - 105.1 dBc/Hz at 1-MHz offset frequency, respectively, when V
tune is 0 V. The best evaluated figure of merit with tuning is -187.2 dBc/Hz. This integration of a VCO and a frequency tripler exhibits a high potential for the use in low-power 24-GHz phase-locked loops.

UR - http://www.scopus.com/inward/record.url?scp=84860223172&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84860223172&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2012.2188459

DO - 10.1109/TCSII.2012.2188459

M3 - Article

AN - SCOPUS:84860223172

VL - 59

SP - 199

EP - 203

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 4

M1 - 6170549

ER -