Leakage current reduction in CMOS logic circuits

Heng Yao Lin, Chi Sheng Lin, Lih-Yih Chiou, Bin-Da Liu

研究成果: Paper

5 引文 (Scopus)

摘要

In this paper, a novel logic gate design with low leakage is proposed. Traditionally, the subthreshold leakage through a logic gate depends on the applied input vector. In order to reduce leakage power, we stack an extra transistor in the large leakage path. The proposed structure induces low leakage current under all possible inputs. Compared to the conventional CMOS logic circuit design, the simulation results show that the proposed logic circuits not only reduce significant leakage power dissipation, but also keep similar circuit performance as conventional CMOS logic circuits.

原文English
頁面349-352
頁數4
出版狀態Published - 2004 十二月 1
事件2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
持續時間: 2004 十二月 62004 十二月 9

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
國家Taiwan
城市Tainan
期間04-12-0604-12-09

指紋

Logic gates
Logic circuits
Leakage currents
Logic design
Energy dissipation
Transistors
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

引用此文

Lin, H. Y., Lin, C. S., Chiou, L-Y., & Liu, B-D. (2004). Leakage current reduction in CMOS logic circuits. 349-352. 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.
Lin, Heng Yao ; Lin, Chi Sheng ; Chiou, Lih-Yih ; Liu, Bin-Da. / Leakage current reduction in CMOS logic circuits. 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.4 p.
@conference{27324566200349be804e028e6f3cd10b,
title = "Leakage current reduction in CMOS logic circuits",
abstract = "In this paper, a novel logic gate design with low leakage is proposed. Traditionally, the subthreshold leakage through a logic gate depends on the applied input vector. In order to reduce leakage power, we stack an extra transistor in the large leakage path. The proposed structure induces low leakage current under all possible inputs. Compared to the conventional CMOS logic circuit design, the simulation results show that the proposed logic circuits not only reduce significant leakage power dissipation, but also keep similar circuit performance as conventional CMOS logic circuits.",
author = "Lin, {Heng Yao} and Lin, {Chi Sheng} and Lih-Yih Chiou and Bin-Da Liu",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "349--352",
note = "2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology ; Conference date: 06-12-2004 Through 09-12-2004",

}

Lin, HY, Lin, CS, Chiou, L-Y & Liu, B-D 2004, 'Leakage current reduction in CMOS logic circuits', 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, 04-12-06 - 04-12-09 頁 349-352.

Leakage current reduction in CMOS logic circuits. / Lin, Heng Yao; Lin, Chi Sheng; Chiou, Lih-Yih; Liu, Bin-Da.

2004. 349-352 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.

研究成果: Paper

TY - CONF

T1 - Leakage current reduction in CMOS logic circuits

AU - Lin, Heng Yao

AU - Lin, Chi Sheng

AU - Chiou, Lih-Yih

AU - Liu, Bin-Da

PY - 2004/12/1

Y1 - 2004/12/1

N2 - In this paper, a novel logic gate design with low leakage is proposed. Traditionally, the subthreshold leakage through a logic gate depends on the applied input vector. In order to reduce leakage power, we stack an extra transistor in the large leakage path. The proposed structure induces low leakage current under all possible inputs. Compared to the conventional CMOS logic circuit design, the simulation results show that the proposed logic circuits not only reduce significant leakage power dissipation, but also keep similar circuit performance as conventional CMOS logic circuits.

AB - In this paper, a novel logic gate design with low leakage is proposed. Traditionally, the subthreshold leakage through a logic gate depends on the applied input vector. In order to reduce leakage power, we stack an extra transistor in the large leakage path. The proposed structure induces low leakage current under all possible inputs. Compared to the conventional CMOS logic circuit design, the simulation results show that the proposed logic circuits not only reduce significant leakage power dissipation, but also keep similar circuit performance as conventional CMOS logic circuits.

UR - http://www.scopus.com/inward/record.url?scp=21644464228&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21644464228&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:21644464228

SP - 349

EP - 352

ER -

Lin HY, Lin CS, Chiou L-Y, Liu B-D. Leakage current reduction in CMOS logic circuits. 2004. 論文發表於 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.