Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform

Ming Hwa Sheu, Ming-Der Shieh, Sheng Wei Liu

研究成果: Paper

4 引文 (Scopus)

摘要

This paper presents an architecture for 2-D image decomposition of discrete wavelet transform. In order to avoid the memory transpose problem, we use non-separable approach instead of separable one. Besides, based on the input data reuse concept, a parallel-pipelined architecture is proposed. The main characteristics of this architecture include : (1) needless memory transposition; (2) lower hardware cost; (3) shorter latency; (4) suitable VLSI implementation. Finally, all components in our architecture are simulated based on the accuracy requirement and realized as a single chip physically.

原文English
頁面1217-1220
頁數4
出版狀態Published - 1997 十二月 1
事件Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) - Sacramento, CA, USA
持續時間: 1997 八月 31997 八月 6

Other

OtherProceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2)
城市Sacramento, CA, USA
期間97-08-0397-08-06

指紋

Discrete wavelet transforms
Data storage equipment
Parallel architectures
Computer hardware
Costs
Decomposition

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

引用此文

Sheu, M. H., Shieh, M-D., & Liu, S. W. (1997). Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform. 1217-1220. 論文發表於 Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .
Sheu, Ming Hwa ; Shieh, Ming-Der ; Liu, Sheng Wei. / Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform. 論文發表於 Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .4 p.
@conference{ef5f6c2ce7ec4f7a996548a837d2c853,
title = "Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform",
abstract = "This paper presents an architecture for 2-D image decomposition of discrete wavelet transform. In order to avoid the memory transpose problem, we use non-separable approach instead of separable one. Besides, based on the input data reuse concept, a parallel-pipelined architecture is proposed. The main characteristics of this architecture include : (1) needless memory transposition; (2) lower hardware cost; (3) shorter latency; (4) suitable VLSI implementation. Finally, all components in our architecture are simulated based on the accuracy requirement and realized as a single chip physically.",
author = "Sheu, {Ming Hwa} and Ming-Der Shieh and Liu, {Sheng Wei}",
year = "1997",
month = "12",
day = "1",
language = "English",
pages = "1217--1220",
note = "Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2) ; Conference date: 03-08-1997 Through 06-08-1997",

}

Sheu, MH, Shieh, M-D & Liu, SW 1997, 'Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform', 論文發表於 Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, 97-08-03 - 97-08-06 頁 1217-1220.

Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform. / Sheu, Ming Hwa; Shieh, Ming-Der; Liu, Sheng Wei.

1997. 1217-1220 論文發表於 Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .

研究成果: Paper

TY - CONF

T1 - Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform

AU - Sheu, Ming Hwa

AU - Shieh, Ming-Der

AU - Liu, Sheng Wei

PY - 1997/12/1

Y1 - 1997/12/1

N2 - This paper presents an architecture for 2-D image decomposition of discrete wavelet transform. In order to avoid the memory transpose problem, we use non-separable approach instead of separable one. Besides, based on the input data reuse concept, a parallel-pipelined architecture is proposed. The main characteristics of this architecture include : (1) needless memory transposition; (2) lower hardware cost; (3) shorter latency; (4) suitable VLSI implementation. Finally, all components in our architecture are simulated based on the accuracy requirement and realized as a single chip physically.

AB - This paper presents an architecture for 2-D image decomposition of discrete wavelet transform. In order to avoid the memory transpose problem, we use non-separable approach instead of separable one. Besides, based on the input data reuse concept, a parallel-pipelined architecture is proposed. The main characteristics of this architecture include : (1) needless memory transposition; (2) lower hardware cost; (3) shorter latency; (4) suitable VLSI implementation. Finally, all components in our architecture are simulated based on the accuracy requirement and realized as a single chip physically.

UR - http://www.scopus.com/inward/record.url?scp=0031361037&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031361037&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0031361037

SP - 1217

EP - 1220

ER -

Sheu MH, Shieh M-D, Liu SW. Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform. 1997. 論文發表於 Proceedings of the 1997 40th Midwest Symposium on Circuits and Systems. Part 1 (of 2), Sacramento, CA, USA, .