Low-power and optimized VLSI implementation of compact recursive discrete fourier transform (RDFT) processor for the computations of dft and inverse modified cosine transform (IMDCT) in a digital radio mondiale (DRM) and DRM+ receiver

Shin Chi Lai, Yueh Shu Lee, Sheau-Fang Lei

研究成果: Article同行評審

8 引文 斯高帕斯(Scopus)

摘要

This paper presents a compact structure of recursive discrete Fourier transform (RDFT) with prime factor (PF) and common factor (CF) algorithms to calculate variable-length DFT coefficients. Low-power optimizations in VLSI implementation are applied to the proposed RDFT design. In the algorithm, for 256-point DFT computation, the results show that the proposed method greatly reduces the number of multiplications/additions/computational cycles by 97.40/94.31/46.50% compared to a recent approach. In chip realization, the core size and chip size are, respectively, 0.84 × 0.84 and 1.38 × 1.38 mm2. The power consumption for the 288- and 256-point DFT computations are, respectively, 10.2 (or 0.1051) and 11.5 (or 0.1176) mW at 25 (or 0.273) MHz simulated by NanoSim. It would be more efficient and more suitable than previous works for DRM and DRM+ applications.

原文English
頁(從 - 到)99-113
頁數15
期刊Journal of Low Power Electronics and Applications
3
發行號2
DOIs
出版狀態Published - 2013 五月 24

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

指紋 深入研究「Low-power and optimized VLSI implementation of compact recursive discrete fourier transform (RDFT) processor for the computations of dft and inverse modified cosine transform (IMDCT) in a digital radio mondiale (DRM) and DRM<sup>+</sup> receiver」主題。共同形成了獨特的指紋。

引用此