TY - JOUR
T1 - Multiport memory based data path allocation focusing on interconnection optimization
AU - Jou, Jer Min
AU - Chen, Ren Der
AU - Kuang, Shiann Rong
PY - 1994/12/1
Y1 - 1994/12/1
N2 - A method based on the 0-1 integer linear programming (ILP) model aiming primarily at minimizing the cost of interconnections is proposed for solving the data path allocation problem using multiport memories. The interconnection elements are generally composed of buses, multiplexers, and tri-state buffers. After solving the operation binding problem, we first find the number of buses required. Then we deal with the multiport memory allocation problem simultaneously minimizing the cost of multiplexers and tri-state buffers. From the solution quality and execution time of the experimental results, we see that our method is suitable for solving data path allocation problem using multiport memories when the cost of interconnections is first considered.
AB - A method based on the 0-1 integer linear programming (ILP) model aiming primarily at minimizing the cost of interconnections is proposed for solving the data path allocation problem using multiport memories. The interconnection elements are generally composed of buses, multiplexers, and tri-state buffers. After solving the operation binding problem, we first find the number of buses required. Then we deal with the multiport memory allocation problem simultaneously minimizing the cost of multiplexers and tri-state buffers. From the solution quality and execution time of the experimental results, we see that our method is suitable for solving data path allocation problem using multiport memories when the cost of interconnections is first considered.
UR - http://www.scopus.com/inward/record.url?scp=0028553452&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0028553452&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0028553452
VL - 1
SP - 45
EP - 48
JO - Proceedings - IEEE International Symposium on Circuits and Systems
JF - Proceedings - IEEE International Symposium on Circuits and Systems
SN - 0271-4310
T2 - Proceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6)
Y2 - 30 May 1994 through 2 June 1994
ER -