This paper describes the design and implementation of a CMOS VLSI chip for data compression and decompression using adaptive binary arithmetic codes. During the design process, the systematic design methodology of high level synthesis is applied so that both of the minimum of hardware resource and the maximum of processing speed about the chip are compromised soundly. The chip implements a new flexible modeler which estimates the probabilities of binary symbols efficiently using the table-look-up approach with 1024 bytes SRAM and 288 bytes ROM. An asynchronous interface circuit for I/O communication of the chip is designed, thus the I/O operation and compression operation in the chip can be done in parallel. The concept of design for testability is used and a full scan is implemented in the chip. A prototype 0.8-micro chip has been designed and verified, and fabricated by CIC, it occupies 4.2*4.5 mm2 of silicon area. The chip can yield a compression and decompression rate of 3 Mbits/sec with a clock rate of 25 MHz.
|頁（從 - 到）||360-363|
|期刊||Proceedings - IEEE International Symposium on Circuits and Systems|
|出版狀態||Published - 1996 一月 1|
|事件||Proceedings of the 1996 IEEE International Symposium on Circuits and Systems, ISCAS. Part 1 (of 4) - Atlanta, GA, USA|
持續時間: 1996 五月 12 → 1996 五月 15
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering