On the determination of threshold voltages for CMOS gates to facilitate test pattern generation and fault simulation

Kuen Jong Lee, Jing Jou Tang, Wern Yih Duh

研究成果: Conference article同行評審

2 引文 斯高帕斯(Scopus)

指紋

深入研究「On the determination of threshold voltages for CMOS gates to facilitate test pattern generation and fault simulation」主題。共同形成了獨特的指紋。

Engineering & Materials Science