Performance evaluation of priority buffer management in ATM switches

Hui Tang Lin, Herman D. Hughes

研究成果: Article同行評審

摘要

In regard to switch design, the location of the buffer has a great impact on switch performance and transmission latency. Most research to date deals with a single buffer for each input1-3 or output port1-6. However, the real-time transmission may suffer long queuing delay because of the single First-In-First-Out (FIFO) queuing scheme. Furthermore, users cannot take advantage of available bandwidth when the utilization of the network is low, since they cannot exceed their initially allocated bandwidth. This paper presents a switching architecture to study the issue of multimedia traffic on ATM networks with varying priorities and time requirements. It also provides a methodology which allows unassigned bandwidth to be used and this is shown to enhance the network utilization. Our model is based on nonblocking switches with multiple output buffers for different priority traffic at each output port. Window selection, typically used to solve the problem of Head of Line (HOL) blocking in an input buffer switch, is applied in this study to give priority to real-time traffic. By combining window selection and multiple output buffers, the various requirements of QoS for different traffic are investigated. It is shown that this hybrid scheme can be used to increase the network utilization without causing an unacceptable delay to the real-time green cell. Simulation and analytical models are used to study the traffic delay.

原文English
頁(從 - 到)387-393
頁數7
期刊Computer Systems Science and Engineering
12
發行號6
出版狀態Published - 1997 十一月 1

All Science Journal Classification (ASJC) codes

  • 控制與系統工程
  • 理論電腦科學
  • 電腦科學(全部)

指紋

深入研究「Performance evaluation of priority buffer management in ATM switches」主題。共同形成了獨特的指紋。

引用此