Pixel circuit with bootstrapping structure for blue-phase liquid crystal display

Chih Lung Lin, Mao Hsun Cheng, Chun Da Tu, Chia Che Hung, Po Chun Lai, Jin Yan, Yuan Chen, Shin Tson Wu

研究成果: Article

1 引文 (Scopus)

摘要

This work presents a new pixel circuit designed on glass by using hydrogenated amorphous silicon (a-Si:H) technology for polymer-stabilized blue-phase liquid crystal (BPLC) display with vertical field switching (VFS) mode. In the VFS mode, the driving voltage of BP-LC can be reduced, moreover, the hysteresis and residual birefringence are effectively suppressed as well. From the simulation results, the average error rate of storage voltage in pixel circuit is below 5.14% while operating frequency is 180 Hz.

原文English
頁(從 - 到)306-309
頁數4
期刊Digest of Technical Papers - SID International Symposium
44
發行號1
DOIs
出版狀態Published - 2013 六月

指紋

Liquid crystal displays
Pixels
Networks (circuits)
Electric potential
Birefringence
Amorphous silicon
Hysteresis
Glass
Polymers

All Science Journal Classification (ASJC) codes

  • Engineering(all)

引用此文

Lin, Chih Lung ; Cheng, Mao Hsun ; Tu, Chun Da ; Hung, Chia Che ; Lai, Po Chun ; Yan, Jin ; Chen, Yuan ; Wu, Shin Tson. / Pixel circuit with bootstrapping structure for blue-phase liquid crystal display. 於: Digest of Technical Papers - SID International Symposium. 2013 ; 卷 44, 編號 1. 頁 306-309.
@article{c68a2330f9884dbdb2a9be7d38f0da53,
title = "Pixel circuit with bootstrapping structure for blue-phase liquid crystal display",
abstract = "This work presents a new pixel circuit designed on glass by using hydrogenated amorphous silicon (a-Si:H) technology for polymer-stabilized blue-phase liquid crystal (BPLC) display with vertical field switching (VFS) mode. In the VFS mode, the driving voltage of BP-LC can be reduced, moreover, the hysteresis and residual birefringence are effectively suppressed as well. From the simulation results, the average error rate of storage voltage in pixel circuit is below 5.14{\%} while operating frequency is 180 Hz.",
author = "Lin, {Chih Lung} and Cheng, {Mao Hsun} and Tu, {Chun Da} and Hung, {Chia Che} and Lai, {Po Chun} and Jin Yan and Yuan Chen and Wu, {Shin Tson}",
year = "2013",
month = "6",
doi = "10.1002/j.2168-0159.2013.tb06207.x",
language = "English",
volume = "44",
pages = "306--309",
journal = "Digest of Technical Papers - SID International Symposium",
issn = "0097-966X",
number = "1",

}

Pixel circuit with bootstrapping structure for blue-phase liquid crystal display. / Lin, Chih Lung; Cheng, Mao Hsun; Tu, Chun Da; Hung, Chia Che; Lai, Po Chun; Yan, Jin; Chen, Yuan; Wu, Shin Tson.

於: Digest of Technical Papers - SID International Symposium, 卷 44, 編號 1, 06.2013, p. 306-309.

研究成果: Article

TY - JOUR

T1 - Pixel circuit with bootstrapping structure for blue-phase liquid crystal display

AU - Lin, Chih Lung

AU - Cheng, Mao Hsun

AU - Tu, Chun Da

AU - Hung, Chia Che

AU - Lai, Po Chun

AU - Yan, Jin

AU - Chen, Yuan

AU - Wu, Shin Tson

PY - 2013/6

Y1 - 2013/6

N2 - This work presents a new pixel circuit designed on glass by using hydrogenated amorphous silicon (a-Si:H) technology for polymer-stabilized blue-phase liquid crystal (BPLC) display with vertical field switching (VFS) mode. In the VFS mode, the driving voltage of BP-LC can be reduced, moreover, the hysteresis and residual birefringence are effectively suppressed as well. From the simulation results, the average error rate of storage voltage in pixel circuit is below 5.14% while operating frequency is 180 Hz.

AB - This work presents a new pixel circuit designed on glass by using hydrogenated amorphous silicon (a-Si:H) technology for polymer-stabilized blue-phase liquid crystal (BPLC) display with vertical field switching (VFS) mode. In the VFS mode, the driving voltage of BP-LC can be reduced, moreover, the hysteresis and residual birefringence are effectively suppressed as well. From the simulation results, the average error rate of storage voltage in pixel circuit is below 5.14% while operating frequency is 180 Hz.

UR - http://www.scopus.com/inward/record.url?scp=84905276592&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84905276592&partnerID=8YFLogxK

U2 - 10.1002/j.2168-0159.2013.tb06207.x

DO - 10.1002/j.2168-0159.2013.tb06207.x

M3 - Article

AN - SCOPUS:84905276592

VL - 44

SP - 306

EP - 309

JO - Digest of Technical Papers - SID International Symposium

JF - Digest of Technical Papers - SID International Symposium

SN - 0097-966X

IS - 1

ER -