摘要
This paper proposes a digital nonlinear-carrier control (DNLC) power factor correction (PFC) technique. Considering that the total harmonic distortion (THD) of input currents in discontinuous conduction mode (DCM) is higher than in continuous conduction mode (CCM), the controller gives different compensation in CCM and DCM. The power factor (PF) and THD are demonstrated experimentally by field-programmable gate array (FPGA) and a 100 W boost PFC converter. The experimental results are shown for high PF of 0.982 and minimum of 7 % THD.
原文 | English |
---|---|
頁(從 - 到) | 209-216 |
頁數 | 8 |
期刊 | International Journal of Electrical Engineering |
卷 | 24 |
發行號 | 5 |
DOIs | |
出版狀態 | Published - 2017 10月 |
All Science Journal Classification (ASJC) codes
- 電氣與電子工程