Reconfigurable Interpolation Architecture for Multistandard Video Decoding

Gwo Giun Lee, Tzu Chiang Tai, Wei Chiao Yang, Chun Fu Chen, Chun Hsi Huang

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

Subpixel interpolation is an essential part to increase coding efficiency in many video compression standards. There arises the need to support the interpolation processes in multiple standards. In this paper, we propose a reconfigurable interpolation architecture for video decoding in MPEG-2, MPEG-4, and AVC/H.264. To reduce the hardware complexity and improve the operation efficiency, we analyze the commonality of interpolation filters for target standards. To have efficient memory access, we present a method to arrange data properly in cache memory. Our interpolator adopts the high throughput separated 1-D design and can be adapted to each target standard by using reconfigurable interpolation filters. We design the reconfigurable interpolation filter based on the commonality analysis so that it has very simple structure. The implementation results show that our interpolator consuming 31.7K gates can support processing video with resolution of 1920 × 1088 and frame rate of 30 frames/s. This compares very favorably with the existing architectures in silicon area and performance.

原文English
頁(從 - 到)251-264
頁數14
期刊Journal of Signal Processing Systems
84
發行號2
DOIs
出版狀態Published - 2016 八月 1

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Theoretical Computer Science
  • Signal Processing
  • Information Systems
  • Modelling and Simulation
  • Hardware and Architecture

指紋 深入研究「Reconfigurable Interpolation Architecture for Multistandard Video Decoding」主題。共同形成了獨特的指紋。

引用此