Routability-driven placement algorithm for analog integrated circuits

Cheng Wu Lin, Cheng Chung Lu, Jai-Ming Lin, Soon-Jyh Chang

研究成果: Conference contribution

14 引文 斯高帕斯(Scopus)

摘要

To obtain good layout quality and reliability, placement is a very important stage during the physical design of analog circuits. Many works have been proposed to consider topological constraints for analog placement, and they devote to generate compact placements to minimize area and wirelength. However, a compact placement may induce unwanted routing issues. In order to reduce parasitics and cross-talk effects during the routing phase, wires are preferred not to pass above the active area of analog devices. Therefore, it is required to preserve enough routing spaces between devices for successful routing. Currently, there exists limited works studying routability for analog placement, but none of these works consider that symmetry property must be maintained during placement expansion. In this paper, we present a two-stage routability-driven analog placer based on ASF-B*-tree and HB*-tree representations. To reduce running time, our placement algorithm first generates a compact placement to minimize wirelength and area without considering congestion problem. Then, routing congestion regions are expanded locally to resolve the routability problem. Most importantly, the symmetry property of analog placement is always satisfied during the expansion process. Experimental results show that our analog placer can effectively minimize routing congestion without violating the symmetry property after placement expansion.

原文English
主出版物標題ISPD'12 - Proceedings of the 2012 International Symposium on Physical Design
頁面71-78
頁數8
DOIs
出版狀態Published - 2012 五月 1
事件2012 ACM International Symposium on Physical Design, ISPD'12 - Napa, CA, United States
持續時間: 2012 三月 252012 五月 28

出版系列

名字Proceedings of the International Symposium on Physical Design

Other

Other2012 ACM International Symposium on Physical Design, ISPD'12
國家United States
城市Napa, CA
期間12-03-2512-05-28

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

指紋 深入研究「Routability-driven placement algorithm for analog integrated circuits」主題。共同形成了獨特的指紋。

引用此