Scan design for asynchronous sequential logic circuits using SR-latches

研究成果: Conference contribution

6   !!Link opens in a new tab 引文 斯高帕斯(Scopus)

摘要

This paper presents a scan design for asynchronous sequential logic circuits (ASLCs) using modified SR-latches. With this scan structure, an ASLC is operated in an asynchronous way during the normal operation mode, while it is synchronized with clock signals during the test mode. The modified SR-latch is free of hazards and races for both fault-free and faulty circuits and the scan structure is race-free during normal operation and test modes. The structure achieves full testability of all single stuck-at faults.

原文English
主出版物標題Midwest Symposium on Circuits and Systems
發行者Publ by IEEE
頁面1300-1303
頁數4
ISBN(列印)0780317610
出版狀態Published - 1993 12月 1
事件Proceedings of the 36th Midwest Symposium on Circuits and Systems - Detroit, MI, USA
持續時間: 1993 8月 161993 8月 18

出版系列

名字Midwest Symposium on Circuits and Systems
2

Other

OtherProceedings of the 36th Midwest Symposium on Circuits and Systems
城市Detroit, MI, USA
期間93-08-1693-08-18

All Science Journal Classification (ASJC) codes

  • 電子、光磁材料
  • 電氣與電子工程

指紋

深入研究「Scan design for asynchronous sequential logic circuits using SR-latches」主題。共同形成了獨特的指紋。

引用此