The VLSI technique for state estimation enhancement in power systems

Chin-E. Lin, Shyh-Jier Huang

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

The advancement of very large scale integration (VLSI) techniques has overcome some computation bottlenecks in computer applications, and resulted in improved execution speeds. This paper applies VLSI techniques to state estimation matrix triangulation enhancement in power systems. The systolic array processor is used with a dedicated structure for implementation. The proposed configuration is depicted and described. For different but compatible numerical types, the intermediate processor is taken into account. The proposed method improves the computation speed with high potential for application to many power system problems. Simulations and comparisons of the proposed method with the conventional method support the better characteristics of the systolic array for state estimation.

原文English
頁(從 - 到)191-196
頁數6
期刊Electric Power Systems Research
13
發行號3
DOIs
出版狀態Published - 1987 一月 1

All Science Journal Classification (ASJC) codes

  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering

指紋 深入研究「The VLSI technique for state estimation enhancement in power systems」主題。共同形成了獨特的指紋。

引用此