VLSI design of the RSA public-key cryptosystem

Shyue Kung Lu, Cheng Wen Wu

研究成果: Paper

摘要

In order to achieve sufficient security in a public-key cryptosystem, the numbers involved are very large (200 digits or more in length). Hardware implementation of the RSA system therefore is challenging. In this paper an RSA cryptosystem is proposed. The core modular multi plication operation is implemented with a block multiplier module, a modulus coefficient module and a mod-N module. Finally, an RSA coefficient module is used to accommodate the modular exponentiation of the RSA cryptosystem which is implemented on the host computer. Our approach avoids the high cost of a pure parallel design and the low speed of a pure serial one. For 512-bit words and a 100 MHz clock, the baud rate will be about 100K bits per second.

原文English
頁面68-71
頁數4
出版狀態Published - 1997 十二月 1
事件7th International Symposium on IC Technology, Systems and Applications ISIC 97 - Singapore, Singapore
持續時間: 1997 九月 101997 九月 12

Other

Other7th International Symposium on IC Technology, Systems and Applications ISIC 97
國家Singapore
城市Singapore
期間97-09-1097-09-12

指紋

Cryptography
Clocks
Hardware
Costs

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

引用此文

Lu, S. K., & Wu, C. W. (1997). VLSI design of the RSA public-key cryptosystem. 68-71. 論文發表於 7th International Symposium on IC Technology, Systems and Applications ISIC 97, Singapore, Singapore.
Lu, Shyue Kung ; Wu, Cheng Wen. / VLSI design of the RSA public-key cryptosystem. 論文發表於 7th International Symposium on IC Technology, Systems and Applications ISIC 97, Singapore, Singapore.4 p.
@conference{4f05ca12357645c09c0458d82ff0f923,
title = "VLSI design of the RSA public-key cryptosystem",
abstract = "In order to achieve sufficient security in a public-key cryptosystem, the numbers involved are very large (200 digits or more in length). Hardware implementation of the RSA system therefore is challenging. In this paper an RSA cryptosystem is proposed. The core modular multi plication operation is implemented with a block multiplier module, a modulus coefficient module and a mod-N module. Finally, an RSA coefficient module is used to accommodate the modular exponentiation of the RSA cryptosystem which is implemented on the host computer. Our approach avoids the high cost of a pure parallel design and the low speed of a pure serial one. For 512-bit words and a 100 MHz clock, the baud rate will be about 100K bits per second.",
author = "Lu, {Shyue Kung} and Wu, {Cheng Wen}",
year = "1997",
month = "12",
day = "1",
language = "English",
pages = "68--71",
note = "7th International Symposium on IC Technology, Systems and Applications ISIC 97 ; Conference date: 10-09-1997 Through 12-09-1997",

}

Lu, SK & Wu, CW 1997, 'VLSI design of the RSA public-key cryptosystem', 論文發表於 7th International Symposium on IC Technology, Systems and Applications ISIC 97, Singapore, Singapore, 97-09-10 - 97-09-12 頁 68-71.

VLSI design of the RSA public-key cryptosystem. / Lu, Shyue Kung; Wu, Cheng Wen.

1997. 68-71 論文發表於 7th International Symposium on IC Technology, Systems and Applications ISIC 97, Singapore, Singapore.

研究成果: Paper

TY - CONF

T1 - VLSI design of the RSA public-key cryptosystem

AU - Lu, Shyue Kung

AU - Wu, Cheng Wen

PY - 1997/12/1

Y1 - 1997/12/1

N2 - In order to achieve sufficient security in a public-key cryptosystem, the numbers involved are very large (200 digits or more in length). Hardware implementation of the RSA system therefore is challenging. In this paper an RSA cryptosystem is proposed. The core modular multi plication operation is implemented with a block multiplier module, a modulus coefficient module and a mod-N module. Finally, an RSA coefficient module is used to accommodate the modular exponentiation of the RSA cryptosystem which is implemented on the host computer. Our approach avoids the high cost of a pure parallel design and the low speed of a pure serial one. For 512-bit words and a 100 MHz clock, the baud rate will be about 100K bits per second.

AB - In order to achieve sufficient security in a public-key cryptosystem, the numbers involved are very large (200 digits or more in length). Hardware implementation of the RSA system therefore is challenging. In this paper an RSA cryptosystem is proposed. The core modular multi plication operation is implemented with a block multiplier module, a modulus coefficient module and a mod-N module. Finally, an RSA coefficient module is used to accommodate the modular exponentiation of the RSA cryptosystem which is implemented on the host computer. Our approach avoids the high cost of a pure parallel design and the low speed of a pure serial one. For 512-bit words and a 100 MHz clock, the baud rate will be about 100K bits per second.

UR - http://www.scopus.com/inward/record.url?scp=1842629544&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1842629544&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:1842629544

SP - 68

EP - 71

ER -

Lu SK, Wu CW. VLSI design of the RSA public-key cryptosystem. 1997. 論文發表於 7th International Symposium on IC Technology, Systems and Applications ISIC 97, Singapore, Singapore.